



ML 030575

PCT/IB04/50640

REGISTRY OF PATENTS
SINGAPORE

This is to certify that the annexed is a true copy of the following international application as filed with the Registry as the receiving Office and of any corrections thereto.

Date of Filing : 15 MAY 2003 ✓


Application Number : PCT/SG2003/000128 [withdrawn]

Applicant(s) /
Proprietor(s) of Patent : PHILIPS ELECTRONICS SINGAPORE PTE
LTD;
KONINKLIJKE PHILIPS ELECTRONICS N.V.

Title of Invention : BUS SYSTEM


Sandra Lynn Merinda (Ms)
Assistant Registrar
for REGISTRAR OF PATENTS
SINGAPORE

30 APR 2004



**PRIORITY
DOCUMENT**
SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

HOME COPY

PCT REQUEST

1/3

PNL030575WOP

Original (for SUBMISSION) - printed on 15.05.2003 01:24:22 PM

0	For receiving Office use only	
0-1	International Application No.	
0-2	International Filing Date	
0-3	Name of receiving Office and "PCT International Application"	
0-4	Form - PCT/RO/101 PCT Request	
0-4-1	Prepared using	
0-5	Petition	
0-6	Receiving Office (specified by the applicant)	
0-7	Applicant's or agent's file reference	
I	Title of invention	
II	Applicant	
II-1	This person is:	
II-2	Applicant for	
II-4	Name	
II-5	Address:	
II-6	State of nationality	
II-7	State of residence	
II-8	Telephone No.	
II-9	Facsimile No.	
III-1	Applicant and/or inventor	
III-1-1	This person is:	
III-1-2	Applicant for	
III-1-4	Name	
III-1-5	Address:	
III-1-6	State of nationality	
III-1-7	State of residence	
III-1-8	Telephone No.	
III-1-9	Facsimile No.	

PCT/SG/3 / 00128
 15 MAY 2003 (15.05.03)
 REGISTRY OF PATENTS (SINGAPORE)
 PCT INTERNATIONAL APPLICATION
 PCT-EASY Version 2.92
 (updated 01.04.2003)
 Intellectual Property Office of
 Singapore (RO/SG)
 PNL030575WOP
 BUS SYSTEM
 applicant only
 SG
 PHILIPS ELECTRONICS SINGAPORE PTE. LTD.
 Attn. Mr J.C. De Visser
 620A Lorong 1 Toa Payoh
 TP2 - 2nd Floor
 319762 Singapore
 Singapore
 SG
 SG
 +65 799 5021
 +65 799 5022
 applicant only
 all designated States
 KONINKLIJKE PHILIPS ELECTRONICS N.V.
 Groenewoudseweg 1
 NL-5621 BA Eindhoven
 Netherlands
 NL
 NL
 +31 40 2743444
 +31 40 2743489

CONFIRMATION COPY

PCT REQUEST

2/3

PNL030575WOP


Original (for SUBMISSION) - printed on 15.05.2003 01:24:22 PM

V	Designation of States		
V-1	Regional Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)	EP: AT BE CH&LI CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR and any other State which is a Contracting State of the European Patent Convention and of the PCT (except BG CZ EE HU RO SI SK) SG	
V-2	National Patent (other kinds of protection or treatment, if any, are specified between parentheses after the designation(s) concerned)		
V-5	Precautionary Designation Statement In addition to the designations made under items V-1, V-2 and V-3, the applicant also makes under Rule 4.9(b) all designations which would be permitted under the PCT except any designation(s) of the State(s) indicated under Item V-6 below. The applicant declares that those additional designations are subject to confirmation and that any designation which is not confirmed before the expiration of 15 months from the priority date is to be regarded as withdrawn by the applicant at the expiration of that time limit.		
V-6	Exclusion(s) from precautionary designations	NONE	
VI	Priority claim	NONE	
VII-1	International Searching Authority Chosen	European Patent Office (EPO) (ISA/EP)	
VIII	Declarations	Number of declarations	
VIII-1	Declaration as to the identity of the Inventor	-	
VIII-2	Declaration as to the applicant's entitlement, as at the international filing date, to apply for and be granted a patent	-	
VIII-3	Declaration as to the applicant's entitlement, as at the international filing date, to claim the priority of the earlier application	-	
VIII-4	Declaration of inventorship (only for the purposes of the designation of the United States of America)	-	
VIII-5	Declaration as to non-prejudicial disclosures or exceptions to lack of novelty	-	
IX	Check list	number of sheets	electronic file(s) attached
IX-1	Request (including declaration sheets)	3	-
IX-2	Description	6	-
IX-3	Claims	3	-
IX-4	Abstract	1	EZABST00.TXT
IX-5	Drawings	11	-
IX-7	TOTAL	24	

PCT REQUEST

PNL030575WOP

Original (for SUBMISSION) - printed on 15.05.2003 01:24:22 PM

	Accompanying items	paper document(s) attached	electronic file(s) attached
IX-8	Fee calculation sheet	✓	-
IX-11	Copy of general power of attorney	✓	-
IX-17	PCT-EASY diskette	-	Diskette
IX-19	Figure of the drawings which should accompany the abstract	1	
IX-20	Language of filing of the international application	English	
X	Signature of applicant, agent or common representative		
X-1	Name (LAST, First)	VAN DER VEER, Johannis, L.	
X-2	Capacity	Authorized Representative	

FOR RECEIVING OFFICE USE ONLY

10-1	Date of actual receipt of the purported international application	15 MAY 2003 (15-05-03)
10-2	Drawings:	
10-2-1	Received	
10-2-2	Not received	
10-3	Corrected date of actual receipt due to later but timely received papers or drawings completing the purported international application	
10-4	Date of timely receipt of the required corrections under PCT Article 11(2)	
10-5	International Searching Authority	ISA/EP
10-6	Transmittal of search copy delayed until search fee is paid	

FOR INTERNATIONAL BUREAU USE ONLY

11-1	Date of receipt of the record copy by the International Bureau	
------	--	--

Bus system

This invention relates to a bus system, and in particular to a bus controller, and to a device incorporating the bus controller.

More particularly, the invention relates to an integrated circuit which can be used as a host controller within an electronic device, in order to improve the efficiency of 5 operation of the device.

In a conventional electronic device, operating as a USB host, the processor is able to write data into a system memory. A host controller integrated circuit is then able to read the data directly from the system memory. In order to be able to do this, the host controller needs to master the system memory. However, since the system memory is shared 10 between the host controller integrated circuit and the system processor, this requirement that the host controller be able to master the system memory requires the use of a bus master, which is specific to the system processor. Moreover, while the host controller is mastering the system memory, the core function of the device, running under the control of the system processor, may be disrupted.

15 According to an aspect of the present invention, a host controller integrated circuit is unable to master the system memory, but instead acts purely as a slave. The embedded processor is then adapted to write the data to the host controller integrated circuit in the form of transfer-based transactions.

20

Fig. 1 is a block schematic diagram of a USB host in accordance with an aspect of the present invention.

Fig. 2 is a block schematic diagram of a host controller in accordance with another aspect of the invention.

25 Fig. 3 is a block schematic diagram of an alternative form of host controller in accordance with an aspect of the invention.

Fig. 4 illustrates the structure of the memory in the host controller of Fig. 2 or Fig. 3.

Fig. 5 is an illustration showing the format of software in the device of Fig. 1.

CONFIRMATION COPY

Fig. 6 illustrates the format of data written from the host microprocessor to the host controller.

Fig. 7 shows the structure of a transfer descriptor header, with which data is transferred.

Fig. 8 is a schematic representation of data to be transmitted, stored in the memory of Fig. 4.

Fig. 9 illustrates a method by which the data of Fig. 8 may be transmitted.

Fig. 1 is a block schematic diagram of the relevant parts of an electronic device 10, operating as a USB host. The invention is particularly applicable to devices such as mobile phones, or PDAs, in which the functional limitations of the microprocessor and the system memory are more relevant, rather than in personal computers (PCs). However, the invention is applicable to any device which can operate as a USB host.

It will be apparent that the device 10 will have many features, which are not shown in Fig. 1, since they are not relevant to an understanding of the present invention.

The device 10 has a host microprocessor 20, which includes a processor core 22, connected by a standard system bus 23 to a LCD controller 24, a DMA master 25, and a memory controller 26. The memory controller 26 is connected to a system memory 30 by means of a peripheral bus 32.

A host controller 40 is also connected to the host microprocessor 20 and the system memory 30, by means of the peripheral bus, or memory bus, 32. The host controller 40 has an interface for a USB bus 42, through which it can be connected to multiple USB devices. In this illustrated embodiment, the host controller 40 is a USB 2.0 host controller.

As is conventional, the host controller 40 is adapted to retrieve data which is prepared by the processor 20 in a suitable format, and to transmit the data over the bus interface. In USB communications, there are two categories of data transfer, namely asynchronous transfer and periodic transfer. Control and bulk data are transmitted using asynchronous transfer, and ISO and interrupt data are transmitted using periodic transfer. A Queue Transaction Descriptor (qTD) data structure is used for asynchronous transfer, and an Isochronous Transaction Descriptor (iTD) data structure is used for periodic transfer.

The processor 20 prepares the data in the appropriate structure, and stores it in the system memory 30, and the host controller 40 must then retrieve the data from the system memory 30.

Fig. 2 shows in more detail the structure of the embedded USB host controller 40.

As mentioned above, the host controller 40 has a connection for the memory bus 32, which is connected to an interface 44, containing a Memory Mapped Input/Output, a 5 Memory Management Unit, and a Slave DMA Controller. The interface 44 also has a connection 46 for control and interrupt signals, and registers 48 which support the RAM structure and the operational registers of the host controller 40.

The interface 44 is connected to the on-chip RAM 50 of the host controller, which in this preferred embodiment is a dual port RAM, as will be described in more detail 10 below. The memory 50 is connected to the host controller logic unit 52, which also contains an interface for the USB bus 42. Control signals can be sent from the registers 48 to the logic unit 52 on an internal bus 54.

As mentioned above, the on-chip memory 50 in this case is a dual port RAM, allowing data to be written to and read from the memory simultaneously.

15 Fig. 3 shows an alternative embodiment of the invention, in which common reference numerals indicate the same features as in Fig. 2. In this case, the on-chip memory 56 is a single port RAM, and data written to and read from the memory 56 is transferred through an arbiter 58, which again allows for effectively simultaneous access to the memory 56.

20 Fig. 4 shows the structure of the on-chip memory. As far as the structure shown in Fig. 4 is concerned, this is the same whether the on-chip memory is the dual port RAM 50 shown in Fig. 2, or the single port RAM 56 shown in Fig. 3.

As shown in Fig. 4, the RAM is effectively divided into two parts, namely a 25 first part 70 which contains header and status information for the stored transfer descriptors TD1, TD2, ..., TDn, and which is itself subdivided into a portion 72 relating to asynchronous (bulk) transfers and a portion 74 relating to periodic (isochronous and interrupt) transfers, and a second part 76, which contains the payload data for those stored transfer descriptors TD1, TD2, ..., TDn.

This structure of the RAM has the advantage that the host microprocessor 30 20 can easily write and read all of the transfer descriptor headers together. This structure also makes it easy for the headers relating to periodic transfers to be scanned only once in each micro-frame, while headers relating to asynchronous transfers are scanned continuously throughout the micro-frame.

This means that the time between transactions will be small and, equally importantly, it will be consistent from one transaction to another.

Fig. 5 is a schematic diagram showing in part the software operating on the host controller 40, in order to illustrate the method of operation of the device according to the 5 invention.

The host controller 40 runs USB driver software 80 and USB Enhanced Host Controller Interface software 82, which are generally conventional.

However, in accordance with the present invention, the host controller 40 also runs USB EHCI interface software 84, which prepares a list of transfer-based transfer 10 descriptors for every endpoint to which data is to be transmitted.

The EHCI interface software 84 is written such that it uses the parameters which are generated by the EHCI host stack 82 for the existing periodic and asynchronous headers, and can be used for all different forms of USB transfer, in particular high speed USB transfer, such as high speed isochronous, bulk, interrupt and control and start/stop split 15 transactions.

The host microprocessor 20 writes the transfer-based transfer descriptors into the RAM 50 or 58 of the host controller 40 through the peripheral bus 32, without the host controller 40 requiring to master the bus 32. In other words, the host controller 40 acts only as a slave. The transfer-based transfer descriptors can then be memory-mapped into the RAM 20 50 or 58 of the host controller 40.

Advantageously, the built-in memory 50 or 58 of the host controller 40 is mapped in the host microprocessor 20, improving the ease with which transactions can be scheduled from the host microprocessor 20.

Moreover, as described above, the use of a dual-port RAM 50, or a single-port 25 RAM 56 plus an arbiter 58, means that, while one transfer-based transfer descriptor is being executed by the host controller 40, the host microprocessor 20 can be writing data into another block space.

Fig. 6 illustrates the format of one USB frame, divided into multiple micro-frames, in which data is transmitted from the host controller 40 over the USB bus 42. As is 30 conventional, multiple transactions, including transactions of different transfer types, may be sent within one micro-frame. Again, as is conventional, high speed isochronous transfer is always first, followed by high speed interrupt transfer, and full speed and low speed Start Split and Complete Split transfers, with high speed bulk data occupying the remaining time in the micro-frame.

The transfer-based protocol allows the host microprocessor 20 to write a 1ms frame of data into the RAM 50 or 58 of the host controller (provided that the RAM is large enough to hold this data), such that this can be transmitted over the USB bus 42 without further intervention from the host microprocessor.

5 Fig. 7 illustrates the transfer-based protocol for supporting high-speed USB transmissions, with Fig. 7a showing the format of a 16-byte header of a transfer-based transfer descriptor for one endpoint, in accordance with the protocol, and Figs. 7b and 7c describing the contents of the header fields. The transfer-based protocol header consists of parameters that have the same definition as the conventional USB EHCI software, allowing 10 the transfer descriptors to be easily constructed.

The transfer-based protocol also ensures that data can be sent to each USB endpoint on a fair basis.

15 Fig. 8 shows a situation in which the payload data associated with a first transfer descriptor TD1 is divided into three packets, PL1, PL2 and PL3, each of 64 bytes; the payload data associated with a second transfer descriptor TD2 comprises just one packet PL1 of 32 bytes; the payload data associated with a third transfer descriptor TD3 is divided into two packets PL1 and PL2, each of 8 bytes; and the payload data associated with a fourth transfer descriptor TD4 is divided into four packets PL1, PL2, PL3 and PL4, each of 16 bytes.

20 Fig. 9 illustrates the method by which these packets of data are transferred out of the RAM 50, or 56, to their respective endpoints in respective devices connected to the host.

25 As indicated by the arrow 90 in Fig. 8, a cyclical process occurs. Firstly, in step 91, the first packet PL1 associated with the first transfer descriptor TD1 is transferred. The transfer descriptor contains an Active flag which is set high, to indicate that there remains more data associated with this transfer descriptor.

30 Secondly, in step 92, the first packet PL1 associated with the second transfer descriptor TD2 is transferred. This transfer descriptor now contains an Active flag which is set low by the host controller 40, indicating that this completes the transfer of the payload data associated with the second transfer descriptor TD2.

Next, in steps 93 and 94, the first packets PL1 of payload data associated with the third and fourth transfer descriptors TD3 and TD4 respectively, are transferred. Again, each of these transfer descriptors contain an Active flag which is set high, indicating that

there is more of the payload data associated with each of the transfer descriptors, remaining to be transferred.

Next, in step 95, the second packet PL2 of payload data associated with the first transfer descriptor TD1 is transferred. The Active flag remains high, because there is still 5 more of the payload data associated with that transfer descriptor, remaining to be transferred.

The transfer of the payload data associated with the second transfer descriptor TD2 has been completed, and so, in step 96, the second packet PL2 of payload data associated with the third transfer descriptor TD3 is transferred. This time, the Active flag in this transfer descriptor is set low, indicating that this completes the transfer of the payload 10 data associated with the third transfer descriptor TD3.

In step 97, the second packet PL2 of payload data associated with the fourth transfer descriptor TD4 is transferred, and the Active flag remains high.

In step 98, the third packet PL3 of payload data associated with the first transfer descriptor TD1 is transferred, and the Active flag is set low, indicating that this 15 completes the transfer of payload data associated with the first transfer descriptor.

In steps 99 and 100, the third and fourth packets PL3 and PL4 of payload data associated with the fourth transfer descriptor TD4 are transmitted, with the Active flag being set low in step 100, to indicate that this completes the transfer of the payload data associated with the fourth transfer descriptor TD4.

20 During execution of the transfer-based transfer descriptors, the content of the transfer-based transfer descriptors is updated by the host controller logic unit 52. For example, the Active flag within a transfer descriptor header is set low when the transfer of the payload data associated with the transfer descriptor is completed. The USB EHCI interface software 84 then reformats the updated transfer-based transfer descriptors into a 25 format which can be handled by the conventional EHCI host stack 82, and the updated transfer-based transfer descriptors are copied back to the system memory 30.

There is therefore provided a host controller which allows the incorporation of high speed USB host functionality, in particular into non-PC based systems.

CLAIMS:

1. A host controller, for use in a bus communication device comprising a host microprocessor and a system memory, the host controller comprising:
- a first interface for connection to a memory bus which connects the host microprocessor and the system memory, such that the host controller is adapted to act only as
5 a slave on the memory bus;

- an internal memory, for storing a plurality of transfer-based transfer descriptors received through the first interface; and
- a second interface, for connection to an external bus,
wherein the host controller is adapted to:

10 - execute stored transfer-based transfer descriptors;
- update the content of the stored transfer-based transfer descriptors on execution; and
- copy the updated stored transfer-based transfer descriptors to the system memory.

15 2. A host controller as claimed in claim 1, wherein the internal memory is a dual-port RAM.

20 3. A host controller as claimed in claim 1, wherein the internal memory is a single-port RAM, and the host controller further comprises an arbiter to allow data to be written to and read from the RAM essentially simultaneously.

25 4. A host controller as claimed in claim 1, wherein the internal memory is divided into two parts, and is adapted to store transfer-based transfer descriptor headers in a first part, and to store transfer-based transfer descriptor payload data in a second part.

5. A host controller as claimed in claim 4, wherein the first part of the internal memory is sub-divided into two sub-parts, and is adapted to store transfer descriptor headers

relating to periodic transfers in a first sub-part, and to store transfer descriptor headers relating to asynchronous transfers in a second sub-part.

6. A host controller as claimed in claim 5, wherein the host controller is adapted to scan the first sub-part of the internal memory once in each micro-frame, and is adapted to scan the second sub-part continuously throughout each micro-frame.

7. A host controller as claimed in claim 1, wherein the host controller is a USB host controller and the second interface is a USB bus interface.

10 8. A host controller as claimed in claim 1, wherein the internal memory is adapted to store multiple micro-frames of transfer descriptors, and to execute the stored transfer descriptors without intervention from the host microprocessor.

15 9. A host controller as claimed in claim 8, wherein each of the multiple micro-frames of transfer descriptors may store payload data relating to one or more of isochronous, interrupt and bulk data transfers.

10. A bus communication device, comprising:
20 - a host microprocessor;
- a system memory;
- a memory bus, which connects the host microprocessor and the system memory; and
- a host controller,
25 wherein the host microprocessor is adapted to form transfer-based transfer descriptors, and write the transfer-based transfer descriptors to the system memory and to the host controller, and

wherein the host controller comprises:
- a first interface for connection to the memory bus, such that the host controller
30 is adapted to act only as a slave on the memory bus;
- an internal memory, for storing a plurality of transfer-based transfer descriptors received through the first interface; and
- a second interface, for connection to an external bus,
wherein the host controller is adapted to:

- execute stored transfer-based transfer descriptors;
- update the content of the stored transfer-based transfer descriptors on execution; and
- copy the updated stored transfer-based transfer descriptors to the system 5 memory.

11. A bus communication device as claimed in claim 10, wherein the second interface of the host controller is a USB bus interface, and the bus communication device is adapted to act as a USB host.

10

12. A bus communication device as claimed in claim 10, wherein the host microprocessor is adapted to write a plurality of micro-frames of transfer descriptors to the system memory and to the host controller, and the host controller is adapted to execute the plurality of micro-frames of transfer descriptors without intervention from the host 15 microprocessor.

ABSTRACT:

An electronic device, operating as a USB host, has an embedded processor and a system memory, connected by a memory bus. A host controller integrated circuit does not need to master the system memory, but instead acts purely as a slave. The embedded processor is then adapted to write the data to the host controller integrated circuit in the form 5 of transfer-based transactions.

1/11




FIG. 1




FIG. 2

CONFIRMATION COPY

2/11




FIG. 3




FIG. 4

3/11




FIG. 5

4/11




FIG. 6

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Maximum Packet Length	NBytes To Transfer	uFrame [2:0]			uFrame [7:0]
		D	S	T	
			C		Ramstructure Pointer
				E	Data Start Address
		RL	S	x	
		E	C		
		P	C		
		S	S		
		B	S		

5/11

FIG. 7a

6/11

NAME	DESCRIPTION
Hub Address (6:0)	This field holds the device address of the transaction Translator's (TT) hub
Port Number (6:0)	This field is the port number of the recipient TT
SE(1:0)	This definition depends on the endpoint type and direction. It is only valid for split transactions.
L	Last: This indicates of it is the last complete split transaction that is scheduled (only used for periodic split-transaction)
S	This bit indicates if a split transaction has to be executed or not. 0: HS transaction 1: Split transaction
EPType(1:0)	Transaction Type. 00b: control 01b: Isochronous 10b: Bulk 11b: interrupt.
Token(1:0)	Token PID for this transaction 00b: OUT 01b: IN 10b: SETUP 11b: PING
Device Address (6:0)	This is the USB address of the function containing the endpoint that this buffer refers to.
EndP1(3:0)	This is the USB address of the endpoint within the function.
Mult(1:0)	This field is a multiplier used to keep the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. For periodic list, this is a copy of the MULT field in the iTD of QH. For the asynchronous list, this is set to Async Schedule Park Mode Count if the Async Schedule Park Mode is enable and the endpoint speed is high-speed and the token that has to be sent is an IN or an OUT. If this is not the case then this field must be set to 01b.

FIG. 7b

7/11

Maximum Packet Length (10:0)	This field indicates the maximum number of bytes that can be sent to or received from the endpoint in a single data packet.
NrBytes To Transfer	This field indicates how many bytes can be transferred by this data structure. It is used to indicate the depth of the DATA field.
Uframe (7:0)	8 LSB of the Uframe number. This is only used for transactions on the periodic list. Bits 2 down to 0 indicate during which uFrame the transaction must be executed. Bits 7 down to 3 are used to calculate the Frame Tag field.
V	This indicates if the data in the current structure is valid or not. This bit needs to be handled in a different way by the usd_hs_exec_trans module if the modules are used in a HCI slave architecture.
A	This bit corresponds to the active bit in the status field of the iTD, sITD or QH.
H	This bit corresponds to the status field of the QH. This bit is default 0 for an isochronous transaction.
B	This bit corresponds to the Babble Detected bit in the status field of the iTD, sITD or QH.
X	This bit corresponds to the Transaction Error bit in the status field of the iTD, sITD or QH.
SC	This bit corresponds to the Split Transaction State bit in the sITD or QH. This bit is default 0 for a high-speed transaction.
P/E	For Split Transactions on the periodic list this bit indicates if an ERR handshake was received. For HS transactions this bit corresponds to the Ping State bit in the Status field of a QH.

FIG. 7C(1)

8/11

dt	Data Toggle. This bit corresponds to the data toggle bit in the QH. This field is default 0 for isochronous transactions.
Cerr (1:0)	Error Counter. This field corresponds to the Cerr field in the QH. This field is default 0 for isochronous transactions.
NakCnt (3:0)	Nak Counter. This field corresponds to the Nak Counter field in the QH. This is default 0 for isochronous transactions.
S-bytes (6:0)	This field corresponds to the S-bytes field in the QH. It keeps track of the number of bytes sent or received during an IN or OUT split transaction.
NrBytes Transferred (11:0)	This field indicates how many bytes are sent or received for this transaction. If Mult is greater than one, then it is possible to store intermediate results in this field.
BPS	Back Pointer Status. This bit is only used for siTID. If set then the status information in this word corresponds to the data structure referenced by the Back Pointer.
ECS	Execute CS and SS. This is used for split isochronous transactions to differentiate between case 2a and 2b. This bit can only be set of only BPS is set. This means that a split transaction has to be executed if the result of the complete transaction is that the Active bit of the Back Pointer must be cleared.
CSE	CS and SS executed. This bit is set of there is both CS transaction executed to the same isochronous endpoint.
RL	Reload field. This is a copy of the RL field in the QH. For iTID and siTID this must be set to 0h.

FIG. 7c(2)

9/11

Ex	Packet Executed. This bit may be set by Exec_Trans to indicate that there was a packet sent on the USB bus. This is only used for periodic transactions. For asynchronous transactions this bit should always be 0.
Data Start Address (20:0)	This is the start address for the data that will be sent/received on/from the USB bus.
RAM structure pointer (4:0)	Pointer to the actual data structure where this header is derived from. This is an address in the RAM periodic of the RAM async.

FIG. 7C(3)

10/11




FIG. 8

11/11




FIG. 9